

## ABSTARCT

Reversible logic is one of the most important issues at the moment, with the different areas like low power CMOS devices, quantum computing, nanotechnology, cryptography, optical computing, digital signal processing (DSP) etc. This can be achieved using reversible logic. The main purpose for designing reversible logic is to minimize cost and throughput. Reversible logic considered as a computing model in which there is one-to-one scaling between their input and output. Power distribution is considered as one of the most important aspects while designing circuit. Reversible logic has become an encouraging technology in low power circuit design. That's because back logic uses only very less power, thus resulting in reduced power dissipation.

In this report, we proposed a new reversible gate, and with the help of this gate we have designed our asserted D flip-flop by using the two reversible gate i.e. by using Fredkin and Feynman Gate. The proposed design is better in terms of the average power consumed, number of gates and garbage output than existing.

In Shift Register, we introduce a reversible D flip-flop by using FRG and FG gate in the place of existing D flip-flop which used Sayem Gate. The asserted design consume less energy compare to traditional circuitry. Here we use Pseudo expressions (PSDRM). By using this technology there is an improvement in the factors, such as number of transistors, garbage output, quantum cost and power.

# CHAPTER 1

## INTRODUCTION

Now a days, reversible computing has emerged as a fast growing technology. The main reason for this is the tremendous increasing demands of the devices that has lower power. R. Landauer in the early 1960s demonstrated that losing of information in the process of execution in the form of bit cause loss of energy. Loss of information occurs when the input vector is not uniquely recovered from the output vector. According to Rolf Landauer's [1] principle the loss of each bit of information generates  $KT\ln 2$  Joules of energy. The K here represent the Boltzmann's constant whose value is  $1.3806505 \times 10^{-23} \text{m}^2\text{kg}^{-2}\text{k}^{-1}(\text{joule/kelvin}^{-1})$  and the absolute temperature T at which operation is carried out. The generated heat due to information loss is quiet a very small at room temperature but when the information bit is very high as in the case of high computation work the generated heat is very large so that it affects the performance of the device. This cause the reduction of the lifetime of the device. Latter in 1973s C. H. Bennett showed that  $KT\ln 2$  energy dissipation problem can be avoided if the system allows the reproduction of the input vector from observed output vectors. In simple language if the circuit is made of reversible logic gate. The number of bit erased during the computation process is directly related to the amount of heat generated. Reversibility in computing implies that no information about computational states may ever lost, hence we may recover an earlier stage by computing backwards or un-computing the results. This is termed as logical reversibility. Computing systems give off heat when voltage levels change from positive to negative i.e. bits from zero to one. Most of the energy needed to make that change is given off in the form of heat rather than changing voltages to new levels. Reversible circuit elements will gradually move charge from one node to the next. This way, one can only expect to lose a minute amount of energy on each transition. Reversible computing strongly affects digital logic designs. Reversible logic elements are needed to recover the state of inputs from the outputs. Many researchers are working in this field, very few work has been done in the field like sequential reversible circuit. According to Moore's law, on every 18 months the number of transistor will be double. Therefore the conservation of energy is must need of modern devices. The current irreversible circuit consumes lot of energy and therefore cause of reduce the lifetime of the circuit. The solution is to develop a new technology that enables extremely low power consumption and

dissipation of heat is also very low.

## 1.1 INSPIRATION BEHIND REVERSIBLE LOGIC

High performance chips discharging a lot of heat, these discharged heat impose practical limitation on how far would we be able to enhance the execution of the system. Reversible circuits that monitor information by un-computing bits which opposed to discarding them will soon offer the main physically conceivable approach to continue enhancing execution. Reversible computing will likewise prompt change in energy efficiency. Energy efficiency will in a far reaching way influence the speed of circuits, for example, nano circuits and subsequently the velocity of most computing applications. To expand devices portability again reversible computing is needed. It will let circuit element sizes to diminish to atomic size limits and consequently devices will turn out to be more portable. In spite of the fact that the hardware design expenses brought about in not so distant future may be high. However the power expense and execution being more prevailing than logic hardware cost in the today's computing period, the need of reversible computing can't be disregarded.

## 1.2 REVERSIBLE LOGIC GATES

A reversible logic gate is an n-input n-Output logical device with one-to-one mapping. In reversible logic gate the input vector is uniquely recovered from the output vector and vice-versa. Suppose  $I_v$  is the input vector where  $I_v = (I_{1j}, I_{2j}, I_{3j}, \dots, I_{k-1j}, I_{kj})$  and  $O_v$  is the output vector where  $O_v = (O_{1j}, O_{2j}, O_{3j}, \dots, O_{k-1j}, O_{kj})$ , then as per definition for every  $I_v \rightarrow O_v$ . This serves to focus the outputs from the inputs, furthermore the inputs can be particularly recuperated from the outputs. On the other hand direct fan-out is not permitted in reversible circuit as one-to-many idea is not reversible. The problem of fan-out in reversible circuits is accomplished by utilizing additional gates. A reversible circuit ought to be designed by utilizing least number of reversible logic gates. From the perspective of reversible circuit design, there are numerous parameters for deciding the complexity and execution of circuits.

1. The total number (quantity) of reversible gates (n): the quantity of reversible gates which utilized as a part of circuit.
2. The total number of constant inputs used (CI): This alludes to the number of inputs

that are to be kept up constant at either 0 or 1 so as to synthesize the given logical function.

3. The total number of garbage outputs (G<sub>0</sub>): This alludes to the quantity of unused outputs introduced in a reversible logic circuit. One can't maintain a strategic distance from the garbage outputs as these are exceptionally fundamental to accomplish reversibility.
4. Quantum cost (QC): This alludes to the expense of the circuit as far as the expense of a primitive gate. It is ascertained knowing the quantity of primitive reversible logic gates (1\*1 or 2\*2) needed to understand the circuit.

### 1.3 REVERSIBLE LOGIC GATES

#### 1.3.1 FEYNMAN GATE (FG)

Feynman Gate is 2\*2 gate shown in figure 1.1. It has 1 quantum cost. It is also called CNOT




Figure 1.1:- (a) Block diagram of Feynman Gate (b) Quantum representation of Feynman Gate

i.e. Controlled NOT gate. An input vector is  $I_v(A,B)$  and an output vector is  $O_v(P,Q)$ . And outputs are characterized by  $(P=A, Q = A \text{ XOR } B)$ . Quantum cost of FG is 1. FG may be utilized as copying gate (assigning B=0). Since a fan out isn't permitted in the reversible logic, this gate is valuable for duplication of the obliged outputs (assigning B=1).




Figure 1.2:- Logic circuit of Feynman Gate

input		output	
A	B	P	Q
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

Table 1.1:- truth table of Feynman Gate

### 1.3.2 THE FREDKIN GATE (FRG) (ADDITIONALLY CSWAP-GATE)

The Fredkin Gate is 3\*3 gate.  $I_v = (A, B, C)$  are the input vector and  $O_v = (P, Q, R)$  are the Output vector. The Output  $O_v = (P=A, Q = \bar{A}B \oplus A\bar{B}, \bar{A}C \oplus AB)$ . Computational circuit which is suitable for the reversible computing, conceived by Ed Fredkin. It is universal, which implies that any arithmetic or logical operation may be built altogether of the FRG. FRG is 3-bit gate which swaps last two bits if first ever bit is 1.




Figure 1.3:- (a) Block diagram of Fredkin Gate (b) Quantum representation of Fredkin Gate




Figure 1.4:- Logic circuit of Fredkin Gate

#### 1.3.2.1 TRUTH TABLE

INPUT			OUTPUT		
C	I1	I2	C	O1	O2
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	1	1	1

Table 1.2:- Truth table of FRG Gate

The essential FRG is controlled swap gate which maps the three inputs (A, B, C) on to 3 Output (P, Q, R). Input A is then mapped specifically to the P Output. In the event that P=0, no swap is then performed, B maps to Q, and C maps to R. Something else, two types of Outputs are then swapped, hence B maps to R, and C maps to Q. It's anything but difficult to see which particular circuit is a reversible, i.e. "fixes" itself when run in reverse. A summed up  $n \times n$  Fredkin gate passes its first  $n-2$  inputs unaltered to the comparing Outputs, and the swaps its last two Outputs if and if the first  $n-2$  inputs are each of the 1. The FRG is reversible 3 bit gate which swaps last two bits if first bit is 1.

### 1.3.2.2 MATRIX FORM

It has useful property in which numbers of 1s and 0s are conserved throughout, that in billiard-ball model means same number of balls are an Output as an input.

$$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}$$

### 1.3.3 TOFFOLI GATE

Toffoli Gate or TG gate is also a  $3 \times 3$  gate. It can be represent as input vector  $I_v = (A, B, C)$  and Output vector  $O_v = (P, Q, R)$ . Output is shown as  $O_v = (P=A, Q=B, R= B \oplus C)$ . In the logic circuits, TOFFOLI gate (also CCNOT-gate) invented by the Toffoli. It is universal reversible logic gate. That means any type of reversible circuit may be constructed from the Toffoli gates. The quantum cost of this gate is 5.




Figure 1.1:- (a) Toffoli Gate (b) Quantum representation of Toffoli Gate




Figure 1.6:- Logic circuit of Toffoli gate

### 1.3.4 DOUBLE FEYNMAN GATE (F2G)

The input vector of a 3\*3 Double FG is  $I_v = (A, B, C)$  and the Output vector is  $O_v = (P, Q, R)$ . An Outputs are then defined by  $P=A, Q=A \oplus B, R=A \oplus C$ . The Quantum cost of the double FG is 2. The block diagram and their corresponding equivalent quantum representation of double Feynman gate is shown in the figure.




Figure 1.7:-(a) Double Feynman gate (F2G) (b) Quantum representation of F2G

### 1.3.5 TRUTH TABLE

INPUT			OUTPUT		
A	B	C	P	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	1	1
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	1	0	0

Table 1.3:- Double Feynman Gate Truth Table

### 1.3.6 PERES GATE (PG)

The input vector is  $I_v = (A, B, C)$  and the Output vector is  $O_v = (P, Q, R)$  of a 3\*3 PG gate.




Figure 1.8:- (a) Peres Gate (b) Quantum representation of Peres Gate




Figure 1.9:- Logic circuit of Peres gate

Output is defined by  $P=A$ ,  $Q=A \oplus B$ ,  $R=AB \oplus C$ . Quantum cost of a Peres Gate is 4. The Peres Gate generates Output when the third input  $C=0$ . To design a full adder two Peres Gate are combined.

### 1.3.7 TRUTH TABLE

INPUT			OUTPUT		
A	B	C	P	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

Table 1.4:- Peres gate (PG)

### 1.3.7 SAYEM GATE

Sayem Gate is a 4\*4 gate having input vector  $I_V = (A, B, C, D)$  and the Output vector  $O_V = (P, Q, R, S)$ . The Output are shown as  $O_V = (P=A, Q = \bar{A}B \oplus AC, R = \bar{A}B \oplus AC \oplus D, S = AB \oplus \bar{A}C \oplus D)$ .




Figure 1.10:- Sayem Gate

### 1.4 REGISTERS

A register is a group of flip-flops or binary cells setup in a linear fashion with their inputs and outputs which holds the binary information. It has two basic functions Data Storage and Data Movement. The flip-flops are connected in such a way that the data is shifted from one device to another when the circuit is active. Since a binary cell stores a bit of information, an n-bit register has n flip-flops and capable of storing any information of n-bits. A register may have a combinational gates that perform some processing task of certain data. The register has logic gates and flip-flops. The flip-flop stores the binary information and gates control the transition of information to the registers. Unlike combinational logic sequential logic is not only offered by the present input rather than it also depends on the past history. In simple way we can say that sequential circuit remember past events. The simplest possible register is one that consists only flip-flops

## 1.4 SHIFT REGISTER

A shift register is a device which is capable of shifting binary information either to the left or to the right. This is in the same way as memory register is used to store information in binary forms. This stored data may be transfer from one address to some other address within the register with the help of shift register. So a flip-flops are connected in the shift register such a fashion so that the input binary number into the shift register is shifted from one address to another and then shifted out finally. The Shift Register is some different category of logic circuit that are sequential whose usage can be for the accumulation of data or transferring it in the form of binary numbers that are referred as 0,1. The data that available is being loaded on inputs by this sequential appliance and then it is 'shifts' to its outcome one time in each clock cycle, hence its named as shift register. A general four bit shift register can be designed by using four D-flip-flop.

A shift register is generally comprised of many flip-flops "D-Type Data Latches", each one for data bit. Shift Registers are generally required in devices like calculators or computers to accumulate data like two numbers that are before summing them up or transmutation of data from parallel to serial or vice versa as they are also required for the purpose of retaining & movement of the data. If the information is transferred in parallel manner i.e. all the information bits are stored in the register simultaneously during single clock pulse then it is called parallel in or out means parallel transfer of information. When the information is transferred into the register bit by bit i.e. serially, it is called serial transfer. Parallel shifting is much faster than serial shifting. Shift register generates delay of digital signal. The generated waveform synchronized to the clock or square wave which is repeating is delayed by n-clock times. Where n shows the number of stages of the shift register. Therefore we can say that if the shift register is of 4-bit then the delay of **data in** to **data out** is of 4- clock.




Figure:-1.11 4 bit shift register

## Operation Of the circuit

First of all register is cleared i.e. all the four outputs is zero. The input data bits are then sequentially applied to the d input of the first flip-flop on the left side. During every pulse of clock, one bit of data is transmitted towards right from the left side. For example, suppose data bit is 1001 the LSB (Least Significant Bit) has to be shifted through the FF0 register to FF3 register. The data must be serially shifted out in order to get the output from the register. There are two methods of doing this work:-

- (a) **Destructively:-** in destructively readout there is a loss of data at the end of read cycle, entire flip-flop are reset to zero. For the remedies of this loss of data there is a special type of arrangement called **non-destructive reading**. This can be done by adding an inverter, two AND gate and an OR gate.
- (b) **Non-destructively:-** solution of the above statement means there is no loss of data.




Figure:- 1.12 non-destructive arrangement

When the control line is HIGH (i.e. WRITE) the data is then loaded to the register. Shifting of data to the register is carried out when the control line is LOW (i.e. READ) for register of this kind, the data bits are serially entered. Difference is realized in the way of taken out output. Every data bits are shown on its respective output line when the data are stored.

So, there are four possible ways to categorize the shift register—

- **Serial-in to Serial-out (SISO):-** in the siso inputs are provided serially from a single input line one by one bit and also the output is generated serially.
- **Serial-in to Parallel-out (SIPO):-** in the sipo input are provided serially i.e. one by one bit and output are taken simultaneously from all the flip-flops.

- **Parallel-in to Serial-Out (PISO):-** in the PISO the input data are provided or stored simultaneously. Output are drawn bit by bit i.e. serially.
- **Parallel-in to parallel-Out (PIPO):-** in the PIPO the input data and Output data both are provided and drawn parallel manner.

**Movement of data:-**The bits in a shift register can move in any of the following manner




Figure:-1.13 data movements in shift register

The Operation is described beneath. It is presumed that all of the flip-flops have just been RESET (CLEAR input) and if a logic “1” is connected to the DATA input pin of FFA then on the first clock pulse the Output of FFA and therefore the resulting  $Q_A$  will be 1 as High with all remaining outputs to be at logic 0 as Low. It is also presumed that the DATA input pin of FFA has again reinstated to logic 0 as Low providing us only one pulse of data or 010. The proceeding pulse of clock will transform the output of FFA to logic 0 & output of FFB &  $Q_B$  of logic 1 as High” as the input D attain logic level 1 on it from  $Q_A$ .




Figure 1.14:- Shift Registers

### 1.4.1 4-BIT SHIFT REGISTER FOR SERIAL-IN - PARALLEL-OUT

In the serial input are provided serially i.e. One by One bit and Output are taken simultaneously from all the flip-flops. For data to be shifted in parallel manner, the data output must be available at the same time as input. The configuration of each flip flop in serial are edge triggered. The first flip flop operates at the clock frequency which is provided, in the subsequent flip flop frequency is just halves of its predecessor which double the duty cycle.




Figure 1.15: - SIPO Design

### 1.4.2 STANDARD MOVEMENT OF DATA THROUGH SHIFT REGISTER

Clock Pulse No	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1

Table 1.5:- SIPO truth table




Figure 1.16:- waveform for SIPO shift register

### 1.4.3 SERIAL IN – SERIAL OUT 4 BIT SHIFT REGISTER

In the SIPO inputs are provided serially from a single input line one by one bit and also the output is generated serially. It has four stages and the register is delayed by four clock periods from the input to output. The input data bit will be present at first flip flop. Output from the flip flop of first stage after the first clock pulse. After another pulse data of first flip flop is transferred to second flip flop and input data bit is transferred to first flip flop and so on. After fourth pulse the input data bit is at last flip flop 'Output'. Thus such kind of Shift Register works out as storage device for temporary purpose or it can work like delay of time appliance for the information, with amount of delay in time being commanded by number of levels in register 4, 8, 16 etc.




Figure 1.17:- Block diagram of SIPO

Or by fluctuating the application of the pulses of clock. IC's which are readily available comprises the 8-bit 74HC595 Serial in – Serial Out Shift Register with all of their 3-state outputs.

#### 1.4.4 PARALLEL -IN - SERIAL-OUT SHIFT REGISTER

The shift register of Parallel-in & Serial-Out carry out working in contrary way to serial in & parallel out. The information is loaded into register in format of parallelism in which all bits of data invade inputs of them cordially, to the input pins which are parallel P<sub>A</sub> to P<sub>D</sub> of register. The information is then read out in a sequel manner in the basic type of shifting right from register at Q which represents the information that is located at P<sub>A</sub> to P<sub>D</sub>.

This information is output single bit at an instance on every cycle of clock serially. Cardinality it is noted that with such sort of information registration of a pulse of clock is not needed to load the register parallel as it's already been there, but to unload the information four pulses of clock are needed.

#### 1.4.5 PARALLEL IN - SERIAL-OUT 4-BIT SHIFT REGISTER

As such sort of shift register transmutes the data which is parallel, like an 8-bit word of data serially, it can play to multiplex variegated lines of input into a single serial stream of DATA which can be straightly been transferred to computer or conveyed over line of communication. IC's which are readily accessible comprises 74HC166 8-bit Shift Registers of Serial Out & parallel in.




Figure 1.18:- Parallel in serial Out

### 1.4.6 PARALLEL IN - PARALLEL-OUT SHIFT REGISTER

The Parallel-in-Parallel-Out Shift Registry is the extremity Of OperatiOn. Such sOrt Of shift register alsO functiOns similar tO devices meant fOr stOrage which are tempOrary Or as an intruding time appliance alike tO the SISO cOnfiguratiOn.

### 1.4.7 PARALLEL IN - PARALLEL-OUT 4-BIT SHIFT REGISTER




Figure 1.19:- PIP0 Design

The infOrmatiOn is represented in a fOrmat Of being parallel tO the input pins which are alsO parallel P<sub>A</sub> tO P<sub>D</sub> & then relayed tOgether tO their defined pins Of OutcOmes Q<sub>A</sub> tO Q<sub>A</sub> by the similar pulse Of clOck. Then single pulse Of clOck lOads & unlOads the register. This schema fOr lOading & unlOading in parallelism is described belOw. The shift register Of PIP0 is the elementary Of the fOur cOnsistencies as cOmprises Of three links Only, the input which is parallel (PI) which evaluates what material invade in the flip flOp, the OutcOme which is parallel (PO) & the signal Of clOck which is sequential (Clk).

Alike tO shift register which are Serial in – Serial Out, such sOrt Of register alsO enacts like devices fOr stOrage which are tempOrary Or as a device fOr time detainment, with the quant Of detainment Of time being fluctuated by the frequency Of pulses Of clOck. SO, in such sOrt Of register there are nO interlinks amOng the distinct flip flOps as nO transfer Of data is required serially.

### APPLICATION OF SHIFT REGISTER

**To produce time delay:-** it can be used as time delay device for ex- in sis0 the delay amount is controlled by

- (1) the number of stages in the register
- (2) the clock frequency

**To simplify combinational logic:-** for the implementation of sequential circuit which is synchronous the techniques of ring counter can be effectively utilized. In order to realization of sequential circuits there is a major problem. The problem of assigning of binary code to the internal state to reduce the complexity of the circuit. This can be done by assigning each flip flop to each state.

**To convert parallel data from serial data:-** many devices such as computer or microprocessor based devices which commonly requires incoming data bits in the form of parallel formats. On the other hand these system send or receive serial data most frequently to communicate with the external devices. Therefore the need of serial to parallel conversion must required. It replaces the weak parallel data wires with a single serial high speed circuit.

## 1.5 flip flop


A flip flop is a bistable device which has a storage capacity of one bit. The flip flops are also termed as latch only the way of changing the state is the difference between flip flop and latch. Unlike flip flop latch does not have clock input. According to the number of input flip flops are categorized in different way. The number of flip flop input may be one or more but output will be always two i.e. Q and Qbar

## 1.6 D FLIP FLOP

In the clocked SR flip flop when  $S=R$  i.e. input of S is equal to R, are applied then the indeterminate or forbidden state occur. This cause destabilization of SR flip flop. This state will make both the output as logic as logic 1. This over-ride the feedback latching action and the input logic, no matter whichever logic goes to 1 will lose the control while other at 0 that control all the resulting state of the latch.

The solution of this problem is D flip flop. We can construct D flip flop by using SR flip flop. There are one input D and clock input. When the S input is directly connected D input and

the complement of it is connected to R. D flip flop is also called delay flip flop because output is delayed. Output from the D flip flop does not change immediately when the clock pulse changes i.e. 0 to 1. So, the input is delayed by a clock pulse before reaching at output. When the clock is 1 the process of reading of data input to the flip flop is done, when it is 0 the current stored value remains unchanged of data input.



Two inputs are required for operation of a simple SR flip flop one is for SET the output and another one is for RESET the output. This can be done by an inverter (NOT Gate) connected with SR flip flop. So that we can SET and RESET the flip flop. This uses only one input the other one is the complement of previous one. The problem of ambiguity inherent is removed by using the complement in SR when both the inputs are LOW.

So, there is a single input termed data 'DATA' input. The entire operation of D flip flop is based on the DATA input. If the DATA input shows HIGH then the flip flop would be SET and if DATA input shows LOW then the flip flop will change and become RESET. The output of the flip flop changes on every clock.

To overcome this problem an additional input is required which is known as ENABLE or CLOCK as an input.


**Truth table**

clock	D	Q	Qbar	Description
0	*	Q	Qbar	Memory no change
1	0	0	1	Reset Q >> 0
1	1	1	0	Set Q >> 1

**The Master Slave flip flop**

This is improved D-type flip flop which can be obtained by adding another SR flip flop to the output which is activated on the clock pulse. This is called Master Slave Flip Flop. On the rising edge (LOW to HIGH) of clock signal first stage master of input D. likewise during falling edge i.e. HIGH to LOW of clock pulse the second stage "slave" is activated.

Therefore we observe that during the rising edge of clock signal the master flip flop active and this reads the data D input. This shows that MASTER is ON on the other hand during the falling edge of clock signal "slave" is ON and flip flop read the data. So, on any condition one flip flop is ON either it is Master Slave



## 1.5 THESIS MOTIVATION

The motivation of this dissertation is as follows:

**CHAPTER 1:** This chapter describes the basic concept of shift register with reversible logic gates. In this chapter we mention the shift register types also.

**CHAPTER 2:** This chapter describes the various literatures which are studied during this thesis work.

**CHAPTER 3:** It describes the fundamental proposed work. By which we improve the results of the base paper results.

**CHAPTER 4:** This chapter describes the results of the proposed design shift register.

**CHAPTER 5:** This chapter contains conclusion and scope of future work

## CHAPTER 2

### LITERATURE REVIEW

[2.1] In 2015 Aathilakshmi presented a paper **“FPGA Implementation Of Nano Ram Circuit Using Reversible Gates in Reversible Mac Unit”** One Of the most difficult issues in circuit design is utilization Of power. Outlining circuit utilizing reversible logic is One Of the answers for lessening power loss. Hypothetically, a reversible circuit has zero inward power dissipation On the grounds that it doesn't lose information. In this manner reversibility will be vital for future circuit designs. Various valued reversible logic which diminishes the width Of quantum circuits is an emerging area Of reversible/quantum logic. The least difficult sort Of multiple valued logic is ternary quantum logic. Then again data shifting has been broadly utilized as a part Of numerous key procedures. For example, high-speed/low-power error control application, address decoding, bit indexing and numerous arithmetic operations uniquely floating point arithmetic units. Barrel shifters are combinatorial shifters which are utilized as a part Of high speed and high performance applications. Reversible binary and ternary bidirectional barrel shifter and binary normalization barrel shifters for floating point arithmetic are introduced in this paper interestingly. Proposed barrel shifters are assessed and figured as far as number Of reversible gates, garbage outputs number, constant inputs number, and quantum cost and hardware complexity. Every One Of the scales is in nano metric area.

A large portion Of papers have taken a shot at reversible binary/ternary rotating barrel shifters yet. Practically nothing has been centered On nonrotating barrel shifter. So this article proposed an optimized reversible. Then again, a couple Of specialists have focused On designing the obliged circuits for reversible floating point units, in this manner this exploration proposed optimized reversible binary logarithmic right shift barrel shifter & gr-bit generation component and binary normalization barrel shifter for floating point arithmetic interestingly. The proposed optimized binary shifters are designed by utilizing Feynman gates, Fredkin gates and Peres gates. A few parameters, for example, the measure Of garbage outputs, the quantity Of constant inputs, size Of the circuit and quantum cost, are vital criteria in reversible logic design. In this way, the greater parts Of the proposed designs have been assessed as far as aforementioned parameters. Two reversible four-bit bidirectional logical barrel shifters have been looked at as far as necessary factors and as indicated by the acquired results from table 2, the proposed optimized barrel shifter is superior to anything barrel

shifter as far as qc and hardware complexity. In this exploration, the reversible Optimized ternary bidirectional logical barrel shifter is likewise introduced surprisingly. The proposed Optimized circuits are additionally summed up for m-bit operands and fundamental recipes for figuring the quantity of required gates, number of dc outputs/inputs, quantum cost and hardware complexity are recommended. With these equations, it is unnecessary to draw confused and lengthy figures for registering the parameters of the reversible binary and ternary proposed barrel shifters. Future related work could outline the combinational of rotating and non-rotating barrel shifters and additionally enhance one or a greater amount of assessments metrics in proposed circuits.

[2] In 2015 Kavya Shree C, Praveen Kumar Y G, Dr. M Z Kurian presented a paper **“Design and Implementation of LFSR using Reversible Logic”** With marvelous development of the high speed and applications of complex computing. Design of the low power and the high speed logic type circuits have made colossal hobby. Reversible computing has developed as an answer for future computing. Various combinational circuits have been created however the development of sequential circuits was not huge because of input and fan-out was not permitted. However permitting input in space, sequential logic blocks have been accounted for in a literature. A target technology is to be likely on a quantum device of computing. Reversible Flip Flops are most critical and the simple memory elements which will be target of block building of the memory for an expected quantum devices of computing. Particular paper proposes new reversible gate and quantum realization of it. Design of the reversible Flip Flops, SISO (serial-in parallel-out) shift-register & shift counter is then indicated by utilizing our suggested gate and the basic reversible gates. The suggested design of the reversible circuits (sequential) has huge change over prior designs as far as quantum cost and hardware complexity. It is normal that it will improve the development of the reversible circuit (sequential). The suggested gate is likewise parity preserving gate. This normal for the gate might likewise be helpful in fault tolerant sequential circuit design.

In this paper they proposed a complete arrangement of reversible sequential elements relating to accessible irreversible sequential designs. Our proposed reversible flip flop and shift register acknowledgment are altogether enhanced over existing reversible realization as far as gate count garbage output, constant input, quantum cost and hardware complexity. We have likewise proposed an ease shift register counter design by utilizing our proposed gate. We

have likewise proposed a quantum realization of our proposed gate. With this execution, the power consumption of these reversible designs can be controlled and kept altogether low. Our proposed gate is parity preserving. This normal form for the gate can likewise be utilized as a part of deficiency tolerant sequential circuit's designs which are still unexplored region of exploration.

[2.3] In 2015 Shibinu A.R. Raj Kumar presented a paper “**VLSI Design of Power Efficient Reversible LFSR Using Pseudo Reed-Muller Expressions**”. This paper manages the testable design of conservative logic based sequential circuits by utilizing two test vectors. The conservative logic based successive circuits are fabricated from the reversible gates. This reversible or information lossless circuits have broad applications in the optical-computing, quantum computing as well as an ultra-low power VLSI circuits. The improved designs of reversible type D-latch, reversible type negative enable D-latch, master-slave flip flop, the double-edge triggered flip flop and an application in circuits such as reversible type universal shift-registers, binary counter (4-bit) are suggested. Particular proposed design can distinguish any stuck-at-fault in circuits and particular suggested circuit is skillful than the conventional circuit designed by utilizing classical gate as a part of terms of the gate-number count, circuit delay, garbage output, power dissipation and test ability. This proposed design can distinguish any stuck-at fault in the circuits.

The proposed conservative logic based sequential circuit can be testable for any stuck at fault by utilizing just two test vectors which are 0s and 1s. Reversible universal shift register is proposed to represent the utilization of reversible flip flop in designing the complex sequential circuit. In this manner the primary point of interest of the proposed circuit is that need of just two test vectors is utilized to test any sequential circuit. Thus the suggested circuit is more efficient than conventional-circuit designed by utilizing classical gate as a part of terms of number of gate delay, garbage output, power dissipation and testability.

[2.4] In 2015 Anju Devi, Dr. Rajesh Mehra presented a paper “**Efficient CMOS Design of Reversible Shift Register using PTL Logic**” Modern digital circuit designing is presently focusing on the reversible circuits. It points towards designing of low-power loss circuits in nanotechnology area, signal processing, optical computing, quantum computing and so forth. This paper introduces an optimized two-bit binary comparator in light of reversible logic by utilizing Feynman, Toffoli, TR, URG and BJK gates. Streamlining of the comparator circuit

is accomplished on the premise of aggregate number of gates utilized as a part of circuit & garbage outputs (total number) created. Proposed circuits have been simulated by utilizing MODELSIM and executed by utilizing XILINX Spartan2.

Reversible logic is turning into the advanced method for digital logic circuit designing. Here in this paper we have attempted to achieve highly optimized two-bit reversible comparator circuit by utilizing a portion of the basic reversible gates. The base of optimization is complete reversible gates utilized and garbage outputs created. Upgraded comparator circuit (demonstrated in figure 4) has utilized and 10 unused outputs design can be utilized in low power logical design applications. The clear varieties are among ED 1-bit to other two designs. Reversible comparator HE synthesized by utilizing XILINX ISE 6.1i and 9 total.

[2.5] 2014 M.K. Nigesh Praveen Kumar, A. Arul Rex presented a paper “**Efficient Design Of Conservative Logic Based Sequential Circuits**” Accumulation and multiplication are important operations included in all the digital signal processing applications. Subsequently, there is an interest for high speed processors having a dedicated hardware to improve speed with that of accumulations and multiplications are in current conventional type circuits. Then again, by utilizing reversible logic the usage of digital circuits is picking up fame with the entry of reversible logic and quantum computing. Particular paper, new reversible multiply to accumulate unit is proposed. The correlation of different conceivable usage of the reversible multiply accumulate unit regarding gate-count, quantum-cost, constant-inputs and garbage outputs number is done.

Particular papers exhibits the design of the shift register (reversible) and multiply accumulate units. The design is taking into account the valuable properties of the standard gates (reversible) which is suitable for the accumulation, addition and multiplication. The unit of multiply accumulate (4 bit reversible) is designed by utilizing 4-bit reversible multiplier circuit, 8-bit reversible adder/subtractor and 8-bit accumulator register. The key execution parameters such as reversible gates numbers, garbage outputs are utilized, constant-inputs and quantum-cost are then analyzed and computed for unit of multiply accumulate (4 Bit). It's observed that the parameter values of execution are less in suggested design contrasted with the current methodologies.

[2.6] In 2014 Rangaraju H.G. Arpitha H.S. Muralidhara K.N. presented a paper “**Design Of Efficient Reversible Multiply Accumulate (MAC) Unit**” Reversible logic gates give power

Optimization which can be utilized as a part of low-power CMOS design, quantum computing, Optical computing and nano-technology. Particular paper propose another 4\*4 reversible gate that functions as a reversible 4:1 multiplexer and has decreased quantum new design of universal shift register (reversible) by utilizing RR-gates with decreasing delay and quantum cost is proposed. In this paper a new design of universal shift-register (reversible) by utilizing reversible logics are proposed. A new reversible RR gate that goes about as a 4:1 multiplexer is suggested in particular paper whose quantum-cost is not as much as that of Fredkin gate when utilize as a multiplexer. Proposed design can likewise be reached out to an n-bit reversible universal shift register. The proposed design was done by utilizing Verilog HDL and watched that the quantum cost and the functional verification of the proposed design is done in XILINX ISE14.1i

[2.7] In 2014 Rashid Anwar, Jobbin Abraham Ben, presented a paper “**A Novel Design Of Reversible Universal Shift Register**” In particular study a new multiplier (reversible) is exhibited. Reversible logic can assume a noteworthy part in computer domain. This logic can be connected in nano-technology, DNA computing, Optical-computing processing and quantum computing. One condition for the reversibility of computable-model is which quantity of an input equate with an output. Multiplier circuits (Reversible) are circuits utilized as often as possible as a part of computer system. Therefore, optimization in one reversible multiplier circuit can decrease its volume of the hardware on the one-hand & expands the speed in a reversible system then again. One of the imperative parameters that optimize a reversible circuit is decrement in circuit's performance delays. Particular paper researches performance characteristics of gates, circuits and performance optimizing methods of the reversible multiplier-circuits. The results demonstrated that lessening of reversible-circuit layers has been lead to enhanced execution, because of the decrease of the propagation delay in the middle of input and output period. Every one of the designs is in the nano-metric scales. This study has exhibited an optimal reversible multiplier circuit which has the design configuration and highlight to decrease the circuit delay time. It can be put as a superior reversible multiplier in the computational circuits. It can be said that the proposed reversible multiplier has a faster performance speed than comparable reversible circuits. The proposed reversible circuit can be utilized for the design of complicated nano-technology application. Every one of the designs is in the nano-metric scales.

[2.8] In 2014 Srikanth G Nasam Sai Kumar presented a paper “**Design Of High speed Low Power Reversible Vedic multiplier and Reversible Divider**” Area Of reversible logic is drawing in much consideration Of scientists these days. Reversible logic idea Of digital circuit designing is increasing wide extension in the area Of nanotechnology, quantum computing, signal processing, Optical computing and so on because Of its capacity to design low power loss digital circuits. This paper introduces an improved multiplexer circuit taking into account reversible logic by utilizing different accessible essential reversible gates. Improvement Of the multiplexer circuit is accomplished On the premise Of total number Of gates by utilized as a part Of the circuit and total number Of Outputs produced. These circuits are valuable for further circuit designing with low power loss Reversible logic is turning into the current method for digital logic circuit designing. Here in this paper we have designed reversible circuits for Multiplexer. The Optimized circuit is accomplished with help Of a proposed reversible gate, that is, VSMT gate, which is a (6,6) reversible. These designs can be further extended to accomplish the reversible circuits for different capacities and devices. Multiplexers are essential building blocks Of FPGA boards. The proposed multiplexer with reversible gates will help the analysts to utilize the FPGAs with reversible gates in low power logical design applications.

[2.9] In 2014 G. Prem Kumar, S. Bhuvanewari presented a paper “**Novel Quantum Cost Efficient D Flip-Flop and D Latch**” Power dissipation is considered as a stand out amongst the most critical elements while designing a circuit. Reversible logic has turned into a promising technology in low power design. It is on the grounds that reversible logic uses just less power, along these lines prompting less power dissipation. Traditional circuits which are irreversible in nature are liable to huge measure Of minimum power dissipation per signal transition. Reversible logic is considered as a computing paradigm in that there is the one to one mapping in between Output and input vectors. In Particular paper we examine with reversible circuits and reversibility which in future will be considered as a pattern for low power design. Combinational circuits were the essential ones to be actualized by utilizing this technique. Later on couple Of 100ks into likewise contributed toward sequential circuits. In this paper we execute a reversible LFSR that dissipate less power than the conventional LFSR circuitry. Here we utilize pseudo Reed-Muller expressions (PSDRM) for the synthesis

Of the design. There are likewise different strategies for synthesis. In any case, it has been found that PSDRM circuits are more effective than different techniques, for example, positive polarity Reed-Muller (PPRM) expression and fixed polarity Reed-Muller (FPRM) expression based circuits. By utilizing this technique there is more advancement and in addition change in different variables, for example number of gates, memory usage, garbage output, quantum cost and so on. Reversible logic is all that much solid for low power circuits. Reversible gates are utilized to execute reversible circuits. Generally by utilizing reversible gates incorporate Fredkin-gate, Feynman-gate, Toffoli-gate and so forth. Albeit there is vast number of examination, which is persisted combinational reversible gates, the designing of sequential circuits are still at its primary stage. In this paper we examine about the designing of reversible sequential circuits. The synthesis method that we receive is PSDRM expression. Furthermore, by this technique we design a reversible LFSR that is productive as far as power-consumption, garbage-output, gate-counts and so on. In this manner we can say that reversible LFSR are more productive than the conventional LFSR. Reversible LFSR discovers application in fields like low power CMOS, quantum computing. In future we can likewise execute other reversible sequential circuits such as ram, counters, ALU and so on.

[2.10] In 2014 M.K. Nigesh Praveen Kumar presented a paper **“Design Of Stuck at Fault Testable Conservative Logic based Flip-Flops and its Application Circuits”** Reversible computation is of the developing hobbies to minimization of power that has applications in low-power CMOS design, bio-informatics, DNA computing, optical information-processing and quantum computing nano-technology. The real part of any registering device is ALU. With a specific end goal to design reversible ALU of crypto-processor, high-speed multiplier, for example, Montgomery multiplier is utilized. This multiplier requires efficient sequential circuits; for example, reversible-registers, shift-registers and reversible CSA (carry save adder). Particular paper has four-to-two CSA is developed by utilizing suggested fag gate (reversible) and sequential circuits (reversible) are designed by utilizing reversible DFG gate. This will give a beginning stage to creating a cryptosystems secured against DPA attacks. This paper displays a superior design when contrasted and the current ones as far as number of the gates and the number of the Garbage Out-puts. In crypto processors modular multiplication is one of the imperative undertakings. The paper proposes reversible CSA and reversible sequential circuits which oblige minimum hardware. The design of reversible

Montgomery multiplier by utilizing the proposed sequential circuits and reversible CSA requires less hardware and it is speedier. The proposed reversible design is superior to anything than the current ones as far as number of gates needed and number of garbage outputs delivered.

[2.11] In 2014 Vishal Pareek, Shubham Gupta presented a paper “**A Novel Realization of Sequential Reversible Building Blocks**” A fault tolerant reversible logic has picked up importance as they expend low power and less-heat dissipation. The advantages of logical reversibility can be increased strictly when by utilizing physical reversibility. Each future technology will need to utilize reversible gates with a specific end goal to reduce power. In this paper another issues of tolerant reversible 4\*4 reversible gate which fulfills the reversible and parity preserving properties. The D-latch and D-flip flop is designed by utilizing proposed 4\*4 reversible gate deficiency tolerant reversible gates. The proposed sequential circuits in view of conservative logic gates beat the sequential circuits actualized in classical gates as far as testability. Any sequential circuit in light of conservative logic gates can be tried for traditional unidirectional stuck-at faults by utilizing just two test-vectors. Two test-vectors are all the 1's, and the 0's. A significance of the proposed work lies in the way that it gives the design of reversible sequential circuits totally testable for any stuck-at flaw by just two test vectors, in this manner dispensing with the requirement for any kind of scan-path which access to internal memory-cells. Suggested design is more effective than the current designs as far as power, delay and power delay product. We have given a review of the k\*k parity protecting reversible gates. A productive fault tolerant reversible logic RR-gate circuit has been displayed. This paper introduces a novel realization of fault tolerant reversible D-latch, D flip flop, and shift register. The quantity of gates, quantum cost constant output, garbage output is contrasted and existing and proposed system. From the organization clear that suggested design is obviously better than the current plan in all terms.

[2.12] In 2014 AV Anantha Lakshmi and GF Sudha presented a paper “**Design of a reversible single precision floating-point subtraction**” Reversible logic is a stand out amongst the most key issue at present time and it has diverse ranges for its application, and those are low-power CMOS quantum-computing, nano-technology, Optical computing, cryptography, DNA-computing, DSP, quantum-dot cellular-automata communication, a

computer graphics. It's unrealistic to acknowledge quantum computing without execution of reversible logic. The primary purposes of designing reversible logic are to reduce quantum-cost, depth of circuits & quantity of garbage outputs. In this paper, we have proposed another reversible gate. What's more, we have designed RS flip flop and d flip flop by utilizing our proposed gate and Peres gate. The proposed designs are superior to anything the current proposed ones as far as number of reversible gates and garbage outputs. Along these lines, this acknowledgment is more proficient and less expensive than different realizations. The proposed reversible outline is used for productively designing RS and d flip-flop. As flip-flops are most vital memory elements and are utilized as a part of several circuits like ram, logic blocks of FPGA. We have seen by contrasting the current design and our proposed design the proposed design is less expensive regarding number of gates and number of garbage outputs. The proposed design is profoundly enhanced. Along these lines, this proposed gate can contribute fundamentally in the reversible logic community. In this way, the subsequent reversible sequential circuits are more cost skillful

[2.13] In 2014 D Santhiya, D.N. Keerthi Kumar presented a paper “**Testable Circuits For Universal Sift Register Using Reversible Gates**” Accumulation and multiplication are crucial operations included in all the digital signal processing applications. Thusly, there is an interest for rapid processors having devoted hardware to improve speed with that these accumulations and multiplications are then performed. In current conventional-circuits, multiply-accumulate unit increases the two operands, adds the item to the beforehand aggregated result and stores-back new-result in accumulator in a single clock. By utilizing reversible logic the execution of digital circuits is picking up ubiquity with the landing of quantum-computing & reversible-logic. Particular paper, novel-reversible multiply accumulate-unit is suggested. A correlation of different conceivable implementations of the reversible multiply accumulate unit as far as gate-count, quantum-cost, constant-inputs and garbage outputs number is completed. In this thesis, Novel-reversible MAC-unit is suggested. Reversible-multiplier is actualized by the mix of the reversible HA (half-adders), FA (full-adders) and the Peres gates. A reversible type adder is utilized as adder and reversible-accumulator is then designed by utilizing reversible shift-register. The reversible MAC-unit is likewise manufactured and contrasted and other conceivable usage unit as far as gate-count quantum-cost, constant-input and garbage-output of circuit.

These days reversible gates based nan0-ram technique is utilized for low power applications, quantum dot cellular automata, computing techniques. The proposed reversible design is used for effectively designing double edge triggered flip flop. Flip flops are most essential memory components are utilized as a part of a few circuits like ram, logic blocks of FPGA. The proposed strategy is contrasted and existing designs minimized the outputs and number of gates. The proposed design is profoundly improved. Along these lines, the subsequent sequential circuit is generally effective. Reversible gates are real building block of nan0-ram. In proposed work sequential nan0-ram circuits are designed by utilizing reversible gates. The gate count is decreased from 60 to 30, garbage output is diminished from 17 to 9, and the power is lessened from 0.124mw to 47.135 $\mu$ w by utilizing DSCH. The design of a reversible shift-register & multiply accumulate units have introduced. The design is in light of the helpful properties of standard reversible-gates suitable for the accumulation, addition and multiplication. A 4 bit reversible multiply accumulate unit is then designed by utilizing 4 bit reversible-multiplier circuit, 8 bit reversible- subtracts/ adder and 8-bit accumulator register. The key execution parameters like garbage outputs reversible gates number utilized, quantum cost and constant inputs are processed and broke down for 4-bit multiply accumulate unit. It is watched that the execution parameter qualities are less in the proposed design contrasted with the existing methodologies. Reversible circuits are a rising technology with a promising application

[2.14] In 2013 A.V.ANANTHALAKSHMI, G.F.SUDHA presented a paper “**Design Of 4-Bit Reversible Shift Registers**” D-flip-flop is given the proposed new reversible gate as with lesser number of transistors. The proposed d-flip-flop can create both the outputs q and q'. At that point a 4-bit reversible serial in serial out, serial in parallel out, parallel in serial out and parallel in parallel out shift register is designed utilizing the proposed reversible d-flip-flop. The design is extremely valuable for the future computing-techniques such as ultra-low power DCs & quantum-computers. The proposed d-flip-flop is profoundly upgraded as far as number of transistors d-flip-flop is given the proposed new reversible gate as with lesser number of transistors. The proposed d-flip-flop can create both the outputs q and q'. At that point a 4-bit reversible serial in serial out, serial in parallel out, parallel in serial out and parallel in parallel out shift register is composed by utilizing the proposed reversible d-flip-flop. The design is exceptionally helpful for the future registering systems like ultra-low-

power DC and quantum-computers. The proposed d-flip-flop is exceptionally upgraded regarding number of transistors. The primary point of this work is to give a way to deal with designing LFSR by utilizing reversible logic. It is watched that reversible logic would be one of the better answers for the designing of LFSR keeping in mind the end goal to produce the pseudo random signals, with the better optimization of the power. For the proposed framework the essential reversible gates, for example, Feynman gate, double Feynman gate, Peres gate are investigated for their reversible qualities identified with the proposed design. Likewise the implementations of these reversible gates are finished. The main building block of LFSR, the d flip-flop is additionally designed and actualized so as to touch base with the proposed architecture. At last the fundamental architecture for the reversible based LFSR is designed and executed. This architecture can be investigated for better optimization of the power later on work.

[2.15] In 2012 Nayerreh Hosseini Nia presented a paper **“Design Of an Optimized Reversible Ternary and Binary Bidirectional and Normalization Barrel Shifters for Floating Point Arithmetic”** As of late, reversible logic has risen as a noteworthy zone of exploration because of its capacity to decrease the power dissipation which is the primary pre-requisite in low-power DC (digital circuit) design. It has the wide-applications like low-power CMOS-design, nanotechnology, DSP, communication, DNA computing and optical computing. The floating point operations are required as often as possible in almost every single computing discipline, and studies have indicated floating-point subtraction/ addition to be most utilized floating-point operation. In any case, few designs exist on effective reversible BCD subtractors yet no work on reversible floating point subtractor. In this paper, it is proposed to exhibit a productive reversible single precision floating-point subtractor. The proposed design obliges reversible designs of 8-bit and a 24-bit comparator unit a 8-bit and a 24-bit subtractor, and normalization-unit. For the normalization, 24 bit reversible-leading to zero detectors and a 24-bit reversible shift register is executed to move the mantissas. To understand reversible comparator (1 bit) in particular paper, two new 3x-reversible-gates are suggested reversible comparator (1 bit) is far better & advanced as far as the quantity of reversible gates utilized the quantity of transistor count and the quantity of garbage outputs. The proposed work is broken down regarding reversible gates number, garbage-outputs, quantum costs and constant inputs. By utilizing these modules, a proficient design of a

reversible single exactness floating point subtractor is proposed. Proposed circuits have been re-enacted (simulated) by utilizing MODELSIM and synthesized by utilizing XILINX virtex5vlx30tff665-3. The aggregate on-chip power is consumed by proposed reversible (32 bit) floating-point subtract is 0.410 w.

In this paper, a productive reversible single precision floating point subtractor is designed with lesser garbage outputs (number), constant-inputs and minimum transistors and has latency of the 2-clock cycles. The 8 bit & 24 bit reversible-comparator is designed by utilizing advanced comparator (1 bit) with reversible-gates (reversible gate1 and reversible gate2). An 8 bit & 24 bit reversible sub-tractor is outlined by utilizing TR-gates with the less critical path-delay. The 24 bit and 25 bit reversible type shift-register are designed by utilizing the current D F/Fs and 24 bit reversible type leading-zero detector is then designed by utilizing our proposed gate rg1. Basically, an effective reversible single precision floating point subtractor is designed which will be exceptionally valuable for future techniques of computing such as ultra-low-power DCs and the quantum-computers. It's demonstrated that the proposition is highly optimized regarding reversible logic-gates number, garbage outputs number, constant inputs number and quantum-cost. Future-work is to utilize suggested work in design of the reversible-single precision floating-point divider

[2.16] In 2012 Md. Selim Al Mamun, Indrani Mandal, Md. Hasanuzzaman presented a paper **“Design Of Universal Shift Register Using Reversible Logic”** Lately, reversible logic has developed as a noteworthy zone of examination because of its capacity to diminish the power dissipation which is the fundamental prerequisite in low-power DC (digital circuit) design. It has the wide applications such as low-power CMOS-design, Nano-Technology DNA computing, communication and optical computing. In particular paper, we suggested another 4x4 reversible gate and it is being utilized to understand D latch and D Flip Flop in reversible-domain. Transistor presentation of suggested D-Flip Flops (reversible) is implemented by utilizing adiabatic-logic. Additionally reversible PIP0, PIS0, SIP0 and SIS0 shift registers (4 bit) has designed by utilizing suggested D F/Fs (reversible) Suggested circuits have stimulated by using the MODELSIM and synthesized by utilizing XILINX virtex5vlx30tff.

[2.17] In 2012 Vandana Dubey, O.P. Singh, G.R. Mishra presented a paper **“Design and Implementation of a Two-Bit Binary Comparator Using Reversible Logic”** This paper draws out a 32x32 bit reversible Vedic multiplier by utilizing "Urdhva Tiryakabhayam" sutra significance vertical and crosswise, is designed by utilizing logic gates (reversible) that is first of its kind. Additionally in this paper we propose another reversible division circuit (unsigned). Particular circuit is then designed by utilizing reversible type components such as parallel adder (reversible), left-shift register (reversible), and multiplexed (reversible), n-bit register (reversible) with parallel load-line. The Vedic multiplier (reversible) and divider modules (reversible) have been then composed in Verilog HDL and after that simulated and synthesized by utilizing the XILINX ISE 9.2i. Particular Vedic-multiplier (reversible) is results indicate less delay and less power utilization by contrasting and array multiplier. In particular thesis, design of Vedic multiplier (32x32 bit) and logically verified divider are utilizing Xilinx 9.2i. The simulation results are as indicated in figures 10 and 13 separately. So based upon these type of outcomes, suggested multiplier has 35.557 ns enhancement in change in force, thus Vedic multiplier (reversible) is low-power and high-speed multiplier

[2.18] In 2011 Rashmi S.B. Umarani T.G. and Shreedhar H. K presented a paper **“Optimized Reversible Montgomery Multiplier”** The reversible logic is utilized, because of its low power consumption as contrast with the irreversible logic. The PTL logic is utilized as a part of this design implementation on the grounds that PTL technique permits decreasing the power consumption, area. In this paper PTL technique is utilized to design the 4 bit reversible shift register. The area is diminished in reversible shift register composed by utilizing Fredkin and gates as contrast with reversible shift register designed by utilizing the Sayem-gates. The force variety with supply voltage and temperature can be performed on bsim-4. Result demonstrates that the region devoured by proposed reversible shift register is 2996.3 $\mu$ m<sup>2</sup>. At 1.4v of input supply voltage the proposed shift register has demonstrated an improvement of 92.4% in power. The simulations are running on microwind-3.1 design tool and schematic diagrams are attracted dsch2 by utilizing 180nm technology record. This paper proposes the design of reversible 4-bit shift register by utilizing reversible d flip-flop designed by utilizing PTL technique. The proposed work is utilized to diminish the zone as contrast with the reversible shift registers designed by different techniques like CMOS. The proposed

reversible D flip flop is to utilize the area 559.7 $\mu$ m<sup>2</sup> which is not exactly the current techniques of reversible d-flip flop. The simulation is performed in bsim4 in Micro wind back end design tool. The proposed 4-bit reversible shift register utilize just 40 transistors which are not the current results. The proposed design has the applications to build reversible memory circuits. This paper shapes an essential stride in the building of complex reversible sequential circuits for building quantum computer

[2.19] In 2011 Nagapavani T, M.Tech (VLSI Design), V. Rajmohan, Assistant professor, P. Rajendaran, Assistant professor presented a paper **“Optimized Shift Register Design Using Reversible Logic”** Now a day, reversible logic is looking for part of fascination because of its low power utilization. Despite the fact that parcel of exploration has been done in reversible combinational circuit design, the less work has been done in sequential logic, and particularly shift registers. In this work we proposed another D-flip-flop whose productivity is demonstrated as far as garbage output, constant input & gates number. Hence, by utilizing this proposed D flip-flop we likewise proposed efficient shift registers. The paper proposes the designs of a reversible 4 bit shift registers by utilizing the proposed reversible edge triggered d flip-flop, for example SIS0,SIP0,PIS0,PIP0. The proposed designs are contrasted and the current design [4] shown in tabular form. The proposed designs have an applications to perform the serial to parallel & parallel to serial changes. Particular work shapes a vital stride in the building of complex reversible sequential circuits for quantum computers. A fascinating future work could be to create efficient reversible counter, universal shift registers [4] and shifter circuits.

[2.20] In 2011 Md. Belayet Ali, Md. Mosharof Hossin and Md. Eneyat Ullah presented a paper **“Design of Reversible Sequential Circuit Using Reversible Logic Synthesis** As of late, reversible logic has developed as promising computing-paradigm having an applications in low-power computing, quantum-computing nano-technology, Optical-computing & DNA-computing. A traditional arrangement of gates, for example, and, Or, and EXOR are not reversible. As of late, it has been demonstrated to encode data in DNA and by utilization DNA amplification to implement Fredkin-gates. Besides, in the past Fredkin gates have been built by utilizing DNA, whose outputs are utilized as inputs for other Fredkin-gates. In this way, it can be presumed which arbitrary-circuits of FGs may be constructed by utilizing

DNA. Particular paper gives the beginning edge to building of more intricate framework having a reversible sequential-circuits and that may execute more muddled operations. A novelty of paper is reversible-designs of sequential-circuits by utilizing Fredkin gate. Since, Fredkin gate has as of now been acknowledged by utilizing DNA, it is normal that this work will start the building of complex systems by utilizing DNA. The reversible circuits designed here are very streamlined as far as gates number and garbage-Outputs. Modularization approach which is integrating little-circuits and from there on utilizing them to build greater circuits is utilized for designing the optimal reversible sequential circuits. The centre of this paper is the design of the complex sequential circuits by utilizing Fredkin-gates, to make it workable for the biologists and bio chemists to design vast reversible systems by utilizing DNAs. The reversible latches, F/Fs, registers & other complex-sequential circuits are designed using Fredkin-gate. From a literature survey, we trust that this is the first work to propose a reversible latch and complex reversible sequential circuits. The design strategy is picked in such an approach to make them exceedingly upgraded as far as number of reversible gates and garbage Outputs. This work shapes a critical stride in the building of complex systems reversible systems by utilizing DNA computing

[2.21] In 2010 HIMANSHU THAPLIYAL and NAGARAJAN RANGANATHAN presented a paper "**Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage Outputs**", Reversible logic can possibly have extensive applications in emerging technologies, for example, quantum & optical computing, quantum-dot cellular-automata and also ultra-low power VLSI circuits. As of late, a few scientists have centered their endeavors' on synthesis and design of an efficient reversible-logic circuit. In particular works, primary-design center has been on streamlining the quantity of reversible-gates & garbage-Outputs. A quantity of reversible gates is not a decent metric of optimization as every reversible gate is of distinctive sort and computational complexity, and hence will have an alternate quantum delay and cost. Computational complexity of reversible-gate may be spoken to by its quantum cost. Further, delay constitutes a critical metric, which has not been tended to in prior works on the reversible sequential-circuits as design-metric to be streamlined. In this work, we display novel-designs of the reversible sequential-circuits which are advanced as far as quantum-cost garbage and delay Outputs. Advanced designs of a few reversible sequential circuits are displayed including D-latch, JK-latch, T-latch & SR-latch, & their

comparing reversible MS F/Fs designs. Suggested MS (master-slave) F/Fs designs have an important property that they don't require the reversal of the check for utilization in the slave latch. Further, we present a novel strategy of falling a FG at outputs of reversible-latch to understand designs of Fredkin gate (FG) based asynchronous type set/reset D-latch and MS (master slave) D F/Fs. At the last, as a case of complex-reversible sequential-circuits, reversible logic design of a universal shift-register is presented. The proposed reversible sequential designs were checked through reenactments by utilizing Verilog HDL and simulation results are introduced.

[2.22] Himanshu Thapliyal and M.B Srinivas presented a paper **“An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates”** Reversible sequential circuits are viewed as the huge memory block for their ultra-low power consumption. General shift register is an imperative memory element of the sequential circuit crew. In this paper we proposed productive design of reversible universal shift register that is streamlined as far as quantum cost, delay and garbage outputs. Fitting theorems and lemmas are introduced to illuminate the proposed designs and build up its proficiency. \ widespread shift register is a vital sequential memory element. In this paper we proposed a novel methodology of outlining an advanced reversible universal shift register with the assistance of proposed modified frg1 and modified frg2 gates. We contrast our design and existing ones in writing which asserts our accomplishment as far as number of gates, number of garbage outputs and delay. This optimization can contribute altogether in reversible logic community.

[2.23] Vandana Shukla, O. P. Singh, G. R. Mishra, R. K. Tiwari presented a paper **“Novel Design of Optimized Multiplexer Circuit Using Reversible Logic”** This paper manages the testable design of conservative logic based sequential circuits by utilizing two test-vectors. Conservative logic-based sequential type circuits are fabricated from the reversible gates. This reversible or information lossless circuits have broad applications in the optical computing, quantum computing as well as an ultra-low power VLSI circuits. The optimized designs of D-latch (reversible), negative-enable D-latch (reversible), master slave flip flop, double-edge triggered flip flop and an application type circuits such as universal and reversible shift registers, binary counter (4 Bit) are suggested. Particular proposed design can

recognize any stuck-at-fault in circuits and suggested circuit is practicable than the conventional circuit designed by utilizing classical gate as a part of terms of the number of the gate-count, circuit delay, garbage output, power dissipation and testability. This proposed design would be able to identify any stuck-at-fault in the circuits. The proposed conservative logic based sequential circuit can be testable for any stuck at fault by utilizing just two test vectors which are 0s and 1s. Reversible universal shift register is proposed to outline the use of reversible flip flop in designing the complex sequential circuit. Consequently the fundamental point of preference of the proposed circuit is that need of just two test vectors is utilized to test any sequential circuit...thus the proposed circuit is effective than the conventional circuit designed by utilizing classical gate as a part of terms of number of gate count, delay, garbage output, power dissipation and testability.

## CHAPTER 3

### PROBLEM STATEMENT

#### 3.1 PROBLEM STATEMENT

In modern computing device we have packed more and more logic circuits into smaller and smaller volume and operate them at higher and higher clock frequency. This dissipates large amount of heat. This cause three problems.

- Generated Energy costs money.
- Portable devices exhaust their batteries.
- Overheating of devices.

So, if we want to enhance the performance of the computing device we must continue to reduce the dissipated energy from each of the logic operation. Therefore an alternative method regarding this problem is the reversible logic. In the base paper a new D flip flop whose proficiency is indicated regarding number of gates, constant input and garbage output.

#### 3.2 EXISTING DESIGN




Figure 3.1:- circuit design of existing D flip-flop

**Existing D flip flop:-** this design consists of a buffer gate, one NAND gate, one inverter, and a 2-to-1 MUX. By implementation of this existing D flip flop in shift register the average

power consumed is as-

### 3.2.1 4-BIT REVERSIBLE SIS0 SHIFT REGISTER

SIS0 shift register is the easiest shift register that contains just flip flops. In right shift register, Output Of a given flip flop is associated with the input Of information to the preceding flip flop. Every clock pulse shifts the substance Of the register One bit position to One side. The serial input is given to One side most flip flop and the serial Output is the Output Of the rightmost One. Fig demonstrates the proposed 4 bit reversible SIS0 shift register constructed from 4 reversible clocked D flip flops.




Figure 3.2:- Block diagram 4-Bit reversible sis0 shift register shift




Figure 3.3:- circuit design Of4-Bit reversible sis0 shift register

### 3.2.2 4 BIT REVERSIBLE SIP0 SHIFT REGISTER

A SIPO shift register is like SISO shift register. It is distinctive in that it makes all stored bits accessible as parallel outputs. Reversible implementation of the SIPO shift register by utilizing timed D flip flops. The serial data are entered to the SI input of the reversible leftmost flip flop while the outputs O1, O2, O3, O4 are accessible in parallel from Q output of flip flop.




Figure 3.4:- Block diagram Reversible SIPO Shift Register (Proposed 4 Bit)




Figure 3.5:- circuit design reversible sip0 Shift-Register (4 Bit)

### 3.2.3 4 BIT REVERSIBLE PISO SHIFT-REGISTER

PISO shift register takes the information from parallel inputs and transferred it to the next flip flop when the register is clocked. The reversible implementation of the PISO Shift Registers

by utilizing clocked D flip-flops. The operations are controlled by an enable signal E. At the point, when E is high, the inputs I1, I2, I3, and I4 are stacked in parallel into the register correspondent with the following clock pulse. Again when E is low, the Q output of the flip flop is shifted to one side by method for Fredkin gate. It permits tolerating information 4-bits at once on 4-lines and after that sending them one bit after another on one line.




Figure 3.6:- Block diagram Reversible pip0 Shift Register (proposed 4-bit)




Figure 3.7:- circuit design reversible pip0 Shift Register (proposed 4-bit)

### 3.2.4 4 BIT REVERSIBLE PIP0 SHIFT REGISTER

A PIP0 shift register joins the elements of the PISO and SIPO shift registers. Fig. demonstrates the reversible implementation of PIP0 shift register by utilizing clocked D flip flops. At the point when E is minimal, the shifting to right direction is performed by shift register. At the point when E is high, the inputs I1, I2, I3, and I4 are stacked in parallel into the register incidental with the next clock pulse. The yields O1, O2, O3, and O4 are accessible in from outcome Q of the flip flops in parallel form.




Figure 3.8:- Block diagram Reversible pip0 shift register




Figure 3.9:- circuit design reversible pip0 Shift Register

## CHAPTER 4 PROPOSED WORK

### 4.1 PROPOSED DESIGN

In proposed design we substitute a new reversible logic gate called PSDRM logic gate in the place of D flip flop, which is used in the shift register. The proposed D flip flop design uses only two reversible gates i.e. Feynman Gate and Fredkin Gate.

### 4.2 PROPOSED PSDRM DESIGN

In the PSDRM design, we have two inputs and two outputs. We simply utilize it in place of reversible logic gate. First the input is stopped by clock then one input part is going in buffer and one section is going in FRG Gates.




Figure 4.1:- circuit design of proposed reversible PSDRM D flip-flop

### 4.3 PROPOSED SIS0 BY PSDRM




Figure 4.2:- circuit design pr0p0sed SIS0 by PSDRM

We have two input One is clk and SIS0 in, SIS0 Out is an Output. At the rising edge of clock the waveform are changing. As the rising edge will come the Output value of the SIS0 get change.

#### 4.4 PROPOSED PIP0 BY PSDRM




Figure 4.4:- circuit design Of PIP0 (Pr0p0sed)

We have 6 inputs for PIP0. These are clk (clock), enable (E), first input (L1), second input (L2), third input (L3), fourth input (L4). PIP0 Out is an Output. At the rising edge of clock the waveform are changing. As the rising edge will come the Output estimation of the PIP0 get change.

#### 4.5 PROPOSED PIS0 BY PSDRM




Figure 4.6:- PIS0 (proposed)

We have 5 inputs for PIP0. These are clk (clock), first input (L1), second input (L2), third input (L3), fourth input (L4). PIS0 Out is an Output. At the rising edge of clock the waveform are changing. As the rising edge will come the Output estimation of the PIS0 get change.

#### 4.6 PROPOSED SIP0 BY PSDRM




Figure 4.8:- SIP0 (PrOp0sed)

Figure 4.9:- SIP0 Wavef0rm (PrOp0sed)

We have 2 inputs for SIP0. These are clk (clock), input (SI).four Output first Output (L1), second Output (L2), third Output (L3), fourth Output (L4). At the rising edge of clock the waveform are changing. As the rising edge will come the Output estimation of the SIP0 get change.

# CHAPTER 5 RESULTS AND ANALYSIS

## 5.1. SIS0




Figure 5.1:- SIS0

Power results for existing	Utilizing psdrm flip flop power results
VI from time 0 to 1e-007 Average power consumed > 1.237301e-003 watts Max power 9.299949e-003 at time 1.17118e-008 Min power 3.093995e-007 at time 2.60551e-008	VI from time 0 to 1e-007 Average power consumed - > 2.935506e-004 watts Max power 6.918048e-003 at time 9.14931e-008 Min power 1.230782e-007 at time 7e-008

## 5.4 SIP0




Figure 5.2:- Using reversible ff power results

Using reversible ff power results	Using psdrm ff power results
VI from time 0 to 1e-007	VI from time 0 to 1e-007
Average power consumed -> 1.272417e-003 watts	Average power consumed -> 3.172070e-004 watts
Max power 9.300387e-003 at time 1.17118e-008	Max power 6.913417e-003 at time 5.1493e-008
Min power 3.602517e-007 at time 1.76761e-008	Min power 1.989399e-007 at time

## 5.7 PIS0




Figure 5.3:- PIS0 wavef0rm

Utilizing reversible ff power results	Utilizing psdrm ff power results
VI from time 0 to 1e-007	VI from time 0 to 1e-007
Average power consumed - > 1.424601e-003 watts	Average power consumed- > 5.240349e-004 watts
Max power 1.073765e-002 at time 1.16949e-008	Max power 8.556921e-003 at time 1.15135e-008
Min power 7.179393e-007 at time 4e-008	Min power 1.945659e-007 at time 1.64713e-008

## 5.10 PIP0




Figure 5.4:- PIP0 waveform

Utilizing reversible ff power results	Utilizing psdrm ff power results
VI from time 0 to 1e-007 Average power consumed - > 1.713733e-003 watts Max power 1.082327e-002 at time 1.17161e-008 Min power 1.058192e-006 at time 3.94686e-008	VI from time 0 to 1e-007 Average power consumed - > 4.051194e-004 watts Max power 7.233520e-003 at time 7.14991e-008 Min power 1.924259e-007 at time 5.26263e-008

## CHAPTER 6

## CONCLUSION AND FUTURE SCOPE

### 6.1 CONCLUSION

Reversible computing has emerged as a fast growing technology in few decades. The circuits designed by using reversible logic are the base to develop modern quantum computers. Reversible logic gates are the elementary unit of modern computing technology. For low power computations this techniques are much efficient.

In Our proposed method reversible PSDRM D flip-flop are used which is designed from Fredkin Gate and Feynman Gate. This proposed D flip-flop are implemented in 4 bit Shift Register. The proposed work is effective in comparison of average power consumption, number of garbage output and number of transistor used.

	SISO		PIPO		SIPO		PISO	
	Existing	Proposed	Existing	Proposed	Existing	Proposed	Existing	Proposed
<b>Average Power consumed</b>	1.2373 01e- 003 watts	2.93550 6e-004 watts	1.7137 33e- 003 watts	4.0511 94e- 004 watts	1.2724 17e- 003 watts	3.1720 70e- 004 watts	1.4246 01e- 003 watts	5.2403 49e- 004 watts
<b>(Garbage Output )</b>	8	8	12	3	8	8	12	8

### 6.2 FUTURE SCOPE

If we talk about future scope than we can say that there are tremendous scope for reversible logic. We can improve the circuit by designing more and more reversible logic gates. The lot of research are yet to be done in sequential circuit and the areas like-

- Modern quantum computer
- Biomolecular computations
- Medical devices
- Smart cards
- Smart tags

- DNA computing
- Computer graphics